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Abstract—We present a hierarchical approach to the “atom-
istic” simulation of aggressively scaled sub-0.1-m MOSFET’s.
These devices are so small that their characteristics depend
on the precise location of dopant atoms within them, not just
on their average density. A full-scale three-dimensional drift-
diffusion atomistic simulation approach is first described and
used to verify more economical, but restricted, options. To reduce
processor time and memory requirements at high drain voltage,
we have developed a self-consistent option based on a solution of
the current continuity equation restricted to a thin slab of the
channel. This is coupled to the solution of the Poisson equation
in the whole simulation domain in the Gummel iteration cycles.
The accuracy of this approach is investigated in comparison to
the full self-consistent solution. At low drain voltage, a single
solution of the nonlinear Poisson equation is sufficient to extract
the current with satisfactory accuracy. In this case, the current
is calculated by solving the current continuity equation in a
drift approximation only, also in a thin slab containing the
MOSFET channel. The regions of applicability for the different
components of this hierarchical approach are illustrated in ex-
ample simulations covering the random dopant-induced threshold
voltage fluctuations, threshold voltage lowering, threshold voltage
asymmetry, and drain current fluctuations.
Index Terms—Deep submicron, device models, modeling, sim-
ulation, very large scale integration (VLSI).
I. INTRODUCTION
WHEN MOSFET’s are scaled to deep submicron dimen-sions, the discreteness and randomness of the dopant
charges in the channel region start to introduce significant
fluctuations in the device characteristics. This effect, predicted
30 years ago [1], [2], has been confirmed recently in several
experimental [3]–[7] and simulation studies [8]–[14]. The
impact of these fluctuations on the functionality, yield, and
reliability of the corresponding systems [15], [16] shifts the
paradigm of numerical device simulation. It is no longer
sufficient to simulate a single device with a continuous dis-
tribution of charge to represent a macroscopic design. Instead,
we must perform an “atomistic” simulation, in which the
precise location of the dopant atoms is specified. Each device
is different at this level of detail, so an ensemble of macro-
scopically identical but microscopically different devices must
be characterized. The aim of numerical simulation, therefore,
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shifts from predicting the characteristics of a single device
with continuous doping toward estimating the mean values
and the standard deviations of basic design parameters, such
as threshold voltage, subthreshold slope, transconductance,
drive current, etc. for the whole ensemble of atomically
different devices in the system. It must be emphasized that
even the mean values obtained from atomistic simulations are
not identical to the values obtained from continuous-doping
simulations, [10], [14] and that these differences increase when
the devices are scaled further to decanano dimensions [17].
Simulations have shown that fluctuations in MOSFET pa-
rameters are not purely a result of a variation in the average
doping density associated with a fluctuation in the number
of dopants, but also the particular random distribution of
dopants in the channel region [14]. This demonstrates the need
for full-scale three-dimensional (3-D) atomistic simulations
with fine-grain discretization, where the charge associated
with each individual dopant is resolved. Thus, the statistical
atomistic simulations become essentially a four-dimensional
(4-D) problem, where the fourth dimension is the size of
the statistical sample. Due to a sheer computational intensity,
very few statistical atomistic simulation studies have yet been
published. All used a drift-diffusion approximation [10], [13],
[14] with only one exception [8]. They typically investigated
only a small range of devices with small statistical samples,
and aimed mainly to illustrate the atomistic effects. The use of
atomistic simulations in the practical design of the next gener-
ation of MOSFET’s along the Silicon Roadmap [18] requires
the development of efficient atomistic simulation strategies.
In this paper, we present a hierarchical approach to the
atomistic simulation of sub-0.1- m MOSFET’s utilizing a
range of strategies to save memory and processor time. In
Section II, we introduce the basics of the full-scale 3-D
atomistic simulations in the drift-diffusion context, focusing
on the choice of solution domain, discretization, doping-charge
assignment, and solution techniques. A downscaled version
of the full 3-D atomistic solver is described in Section III,
where the current continuity equation is solved in a thin
slab of silicon engulfing the channel and is coupled to the
full 3-D solution of the Poisson equation through a two-
dimensional (2-D) extension of the electron quasi-Fermi level.
A low drain voltage version based on a single solution of the
nonlinear Poisson equation and calculation of the correspond-
ing channel resistivity is described in Section IV. Finally,
Section V highlights the applicability of each approach to
particular investigations depending on device structure and
bias conditions.
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(a) (b)
Fig. 1. Solution domains in 3-D atomistic MOSFET simulations. (a) Random dopants only in the channel region and (b) random dopants in the channel
and in the source/drain regions.
II. BASICS OF THE 3-D ATOMISTIC SIMULATIONS
The 3-D atomistic approach to MOSFET simulation de-
scribed in this section is based on a self-consistent solution
of Poisson’s equation and the steady-state current continuity
equation for the channel carriers in a drift-diffusion approxi-
mation. As in the majority of previously published atomistic
simulations a constant mobility is assumed. The drift-diffusion
approach does not properly represent the nonequilibrium car-
rier dynamics and the related overshoot effects in short-channel
devices and, hence, underestimates the drain current. However,
it can be used with confidence to estimate the threshold voltage
based on a current criterion. The field in the channel near the
source remains low until the threshold current is defined in the
subthreshold region, and overshoot does not significantly affect
the current. At the same time, since the subthreshold current is
exponentially controlled by the gate, its underestimation pro-
duces a minute error in the calculated value for the threshold
voltage. Although the above threshold drift-diffusion approach
underestimates the drive current and the transconductance [19],
it can still be used to evaluate their percentage variation associ-
ated with the electrostatic influence of the randomly distributed
dopants and their screening from the channel charge.
Quantum-mechanical effects in the inversion layer are not
yet included within this atomistic drift-diffusion picture. To
estimate their scale, the wavefunction of the lowest quantized
state extends about 5 nm from the Si–SiO interface. This be-
comes a significant fraction of the depletion depth and channel
length in a small, highly doped device and we, therefore, plan
to include quantum-mechanical effects in future.
A typical solution domain, used in this and also in most of
the previously reported atomistic MOSFET simulations [10],
[14], is shown in Fig. 1(a). The discrete dopants are placed
in the outlined channel region between the source and drain.
In the rest of the simulation domain, the doping charge has a
continuous distribution. Although the best way to introduce the
doping distributions in the atomistic simulations will be to use
the output from an atomic scale process simulator [20], here we
apply a simpler approach. The expected number of dopants in
the atomistic region is estimated by integrating the continuous-
doping distribution, obtained for example from a standard
process simulator. The actual number of dopants in each
MOSFET from the simulated ensemble is chosen randomly
from a Poisson distribution with the above mean. Then, using a
rejection technique, the dopants are placed randomly according
to the initial continuous-doping distribution. The atomistic
region can be extended to incorporate part of the source and
drain junctions, as shown in Fig. 1(b). In this figure, similar
to Fig. 1(a), uniform doping is used to generate the random
dopants in the channel region but the impurities in the source
and drain region follow a 2-D Gaussian distribution. The
atomistic picture destroys the concept of a metallurgical
junction in decanano devices. Although there are indications
that the fluctuations in the MOSFET parameters are dominated
by the randomness of dopants in the middle of the channel
[14], atomistic doping in the source and drain will introduce
fluctuations in the effective length of the channel, even for a
perfectly defined gate pattern.
A uniform grid with small step size (typically 1 nm) is
used in the discretization of the Poisson and current continuity
equations in order to uniformly resolve the Coulomb potential
associated with each doping atom. This results, for example,
in a grid with 51 51 71 184 671 nodes to simulate a
MOSFET with 50 nm. The number of nodes
increases by a factor of ten for a device with the same channel
length, but with 500 nm. The random dopants are
assigned to the nearest grid node by introducing a local doping
density
The coupled Poisson and current-continuity equations are
solved by Gummel iterations [21]. The nonlinear Poisson
solver, employing a one step Newton-SOR scheme, occupies
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Fig. 2. Typical results of 3-D atomistic simulation for a MOSFET with We = Le = 50 nm, NA = 5 1018 cm 3, tox = 3 nm, and xj = 7 nm.
The bias conditions are VD = 1 V and VG = 0.7 V. (a) Potential, (b) electron concentration, and (c) current density.
a minimum amount of memory. Only two arrays with
dimensions equal to the grid size, one for the potential and
one for the doping, are associated with the solver. Due to the
simple seven-point discretization star, all matrix coefficient
are calculated on the fly. The black/red ordering in updating
the potential makes the Newton-SOR method inherently
parallelizable [22]. The 3-D solution of the current-continuity
equation, however, significantly increases the memory
requirement. The use of expensive Bernoulli functions in
the Sharfetter–Gummel discretization scheme [23] and more
complex mobility models requires all seven diagonals of the
discretization matrix to be stored. The use of a BiCGSTAB
solver for solving the corresponding nonsymmetrical
and nondiagonally dominant linear system introduces 13
additional arrays with dimensions equal to the grid size. The
option of polynomial preconditioning [24] is provided as this
retains the parallel scalability of the BiCGSTAB solver.
Fig. 2(a)–(c) illustrates the potential distribution, electron
concentration, and current density in an -channel MOSFET
with 50 nm, uniform doping in the channel
region 5 10 cm , oxide thickness 3 nm,
and junction depth 7 nm. The random dopants have the
distribution shown in Fig. 1(a). The gate and drain voltages
0.7 V and 1 V correspond to the pinch-off
condition. The current flows through valleys determined by
the pattern of the random dopants.
The size of the statistical sample is equivalent to a fourth
dimension in atomistic simulations, and a small sample leads to
errors in our estimates of the statistics for the population. Let
be the standard deviation of an electrical parameter of interest
over the population. The standard deviation in the estimate of
the mean from a sample of size is then Similarly,
the estimate of the standard deviation itself has a standard
deviation of , which can be kept between 10% and 5%
if lies between 50 and 200. This is comparable to the typical
number of nodes in one spatial dimension of the simulation
domain.
III. ECONOMIC SELF-CONSISTENT OPTION
The computing power typically available today is still
limiting for the use of full-scale 3-D atomistic statistical
Fig. 3. Percentage error in the current calculated using a slab solution of
the current-continuity equation, compared to the full 3-D solution, as a
function of the slab thickness. The two sets of data correspond to discrete
and continuous-doping distributions in a 50 50 nm MOSFET with NA =
5 1018 cm 3, tox = 3 nm, and xj = 7 nm. The applied voltages are
VD = 1 V and VG = 0.7 V.
simulations in a practical MOSFET design, even in a drift-
diffusion context. An efficient approach to reduce both the
simulation time and the memory requirement in the atomistic
simulations is to solve the current continuity equation in
only a thin slab extending from the interface to a depth ,
much smaller than the total depth of the solution domain.
Neumann boundary conditions for the current are applied at
the top (the Si/SiO interface) and at the bottom surfaces
of the slab. After solving the current continuity equation in
the slab, during each Gummel iteration, the 2-D quasi-Fermi
level distribution calculated at the bottom surface of the slab
is extended to the bottom of the whole solution domain. In
such a way the current-continuity equation is properly coupled
to Poisson’s equation, which is solved in the whole solution
domain.
The percentage error in the current calculated using this
economic option, in comparison with the results from a full
3-D solution, is plotted in Fig. 3 as a function of the thickness
of the slab. The two sets of data correspond to two 50 50 nm
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TABLE I
THRESHOLD VOLTAGE STANDARD DEVIATION VT CALCULATED
USING FULL 3-D AND A SLAB SOLUTION AT VD = 1 V
MOSFET’s with discrete and continuous-doping, respectively.
Both devices have identical structure with constant doping
concentration in the channel region 5 10 cm ,
oxide thickness 3 nm, and junction depth 7 nm.
The comparison is made at drain voltage 1 V and gate
voltages corresponding to current 10 A, chosen according
to the current criterion 10 [A] used throughout in
this paper to estimate the threshold voltage. The error in the
current calculated from a slab solution for both MOSFET’s is
less than 3% for a slab of 1 nm thickness and decreases to
less than 0.1% for a 3 nm slab. Samples of 200 MOSFET’s
with the above macroscopic structure are used to compare in
Table I the threshold voltage standard deviation obtained
from a full 3-D solution and slab solutions with different
thicknesses at drain voltage 1 V. The difference between
the full 3-D result and the result from a slab with thickness
1 nm is less than the 5% statistical error determined by the
sample size.
In general, there is no difference between the number
of Gummel iterations needed for the full 3-D solution and
the slab solution to converge using the same convergence
criterion. Thus, the saving in computational time comes from
the difference between the full 3-D and the slab solution of
the current continuity equation, which is approximately equal
to the ratio between the total depth of the solution domain
and the thickness of the slab. The use of a slab solution also
dramatically reduces the memory requirement for the current-
continuity equation from 20 arrays (seven for discretization
and 13 for BiCGSTAB solver) with grid size dimensions to
typically less than the equivalent storage requirements of only
one array with the grid size. The advantages of this reduction
are threefold. The simulations can be farmed on all available
computers without significantly disturbing their interactive use.
It also becomes possible to hold a substantial part of the
simulation in the Level-2 cache of some platforms, speeding up
the simulations significantly. Finally, large solution domains
with fine-grain grids and millions of nodes can be used in
the atomistic simulations without paging which, otherwise,
dramatically reduces the speed of computation.
It must be pointed out, however, that the thin slab solution
works well only if the MOSFET is properly scaled and the
current flows predominantly in the channel along the interface.
If the behavior of the MOSFET is dominated by drain-
induced barrier lowering (DIBL), the slab solution becomes
less accurate and efficient. Fig. 4 shows a comparison of
- characteristics calculated using a 1-nm slab solution
and a full 3-D solution for the atomistic MOSFET from the
previous examples and for a poorly scaled device with the
Fig. 4. ID–VG characteristics of two atomistic 50 50 nm MOSFET’s with
tox = 3 nm, xj = 7 nm, and channel doping NA = 1 1017 cm 3
and 5 1018 cm 3, respectively, calculated at VD = 1 V using 1-nm slab
solution and a full 3-D solution.
Fig. 5. Error in the current calculated using a slab solution of the cur-
rent-continuity equation as a function of the slab thickness for a poorly
scaled 50 50 nm MOSFET with NA = 1 1017 cm 3, tox = 3 nm,
and xj = 7 nm. The applied voltages are VD = 1 V and VG = 0.7 V.
same dimensions but a doping concentration in the channel
of 1 10 cm The comparison is carried out
at drain voltage 1 V. The slab solution significantly
underestimates the current in the second device, where it
flows predominantly below the interface due to DIBL. The
percentage difference between the slab and the full 3-D
solution for the second MOSFET is plotted in Fig. 5 as a
function of the slab size. A slab with thickness 16 nm is
necessary to bring the error below the 1% margin. This does
not undermine the importance of the economic slab solution
in the atomistic simulations, which can be used to study the
doping-induced fluctuations after the proper scaling of the
devices of interest. In many cases, the scaling can be done
using 2-D simulations and the corresponding computing time
is negligible compared to the time needed for the atomistic si-
mulations.
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Fig. 6. ID–VG characteristics for a 50 50 nm MOSFET with
NA = 5 1018 cm 3, tox = 3 nm, and xj = 7 nm, calculated at
VD = 10 mV using a full 3-D self-consistent solution and a single Poisson
solution.
TABLE II
THRESHOLD VOLTAGE STANDARD DEVIATION VT CALCULATED USING
FULL 3-D, SLAB, AND POISSON SOLUTION ONLY AT VD = 10 mV
IV. SINGLE POISSON SOLUTION OPTION
At low drain voltage , the current in the atomistic
simulations can be estimated with sufficient accuracy by a
single solution of the nonlinear Poisson equation. The solution
for a particular gate voltage is carried out for a zero-
potential difference between the source and the drain. The
carrier concentration obtained from this solution is used for
calculating the resistance of the device and, hence, the current.
This is done by solving the current-continuity equation in a
drift-only-approximation 0, where is the
voltage driving the current, is the mobility, and is
the carrier concentration. Similar to Section III, the solution
domain for a properly scaled MOSFET can be a thin slab
extending from the Si/SiO interface to several nanometers in
the silicon. Neumann boundary conditions for are applied
at the top and bottom surfaces of the slab. At the source
and drain contacts, 0 and , respectively. The
current is calculated by integrating the drift current density
along an arbitrary cross section of the solution
domain. The previously described BiCGSTAB solver is used
to solve the modified current-continuity equation. The memory
requirements for the single Poisson solution option are sim-
ilar to the memory requirements for the slab self-consistent
solution. The computing time, however, is equivalent to the
computing time for a single Gummel iteration.
The – characteristics for a 50 50 nm MOSFET
with doping in the channel region 5 10 cm ,
oxide thickness 3 nm, and junction depth
Fig. 7. Standard deviations in the threshold voltage VT , as a function of
the channel length calculated using FSS, SSS, and PSO, at VD = 1 V and
VD = 10 mV for MOSFET’s with We = 50 nm, NA = 5 1018 cm 3,
tox = 3 nm, and xj = 7 nm.
Fig. 8. The threshold voltage lowering, VT0   hVT i, as a function of the
effective channel length calculated using FSS, SSS, and PSO at VD = 10
mV, for MOSFET’s with We = 50 nm, NA = 5 1018 cm 3, tox = 3
nm, and xj = 7 nm.
7 nm, calculated at 10 mV using a full 3-D self-
consistent solution and a single Poisson solution, are compared
in Fig. 6. The standard deviations in the threshold voltage
calculated at 10 mV using the full solution, 1-nm slab
solution and Poisson solution only are compared in Table II for
a sample of 200 devices. Although there is a small discrepancy
in the subthreshold current, the agreement in the standard
deviations between the full 3-D self-consistent solution and
the single Poisson solution is remarkably good.
V. APPLICATIONS
The hierarchy in the atomistic simulation techniques de-
scribed in the previous sections can be used to save computing
time in studying various aspects of the fluctuations in MOS-
FET parameters induced by the random dopants and in the
design of devices resistant to such fluctuations. One of the
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Fig. 9. Electron concentration at threshold voltage for a 50 50 nm MOSFET with NA = 5 1018 cm 3, tox = 3 nm, and xj = 7 nm. (a) VD = 1 V
applied at the right source/drain contact (V T = 0.67 V) and (b) VD = 1 V applied at the left source/drain contact (VT = 0.80 V).
major and most frequently studied parameters affected by
the fluctuations in number and position of the dopants is
the threshold voltage [9]–[14]. The standard deviations in the
threshold calculated using a full self-consistent solution
(FSS), slab self-consistent solution (SSS), and Poisson solution
only (PSO) are compared in Fig. 7 for a range of MOSFET’s
with channel width 50 nm and different channel
lengths. Similar to the previous examples, the device has dop-
ing concentration in the channel region 5 10 cm ,
oxide thickness 3 nm, and junction depth 7 nm.
The agreement between FSS and PSO at low drain voltage is
remarkably good over the whole range of channel lengths. The
high drain voltage increases but the difference from the
results at low drain voltage is small for the properly scaled
devices down to 50 nm. The discrepancy increases below
50 nm when the drain depletion region becomes comparable
to the channel length and requires SSS.
The discreteness and randomness of the doping typically
results in an average threshold voltage , which is lower
than the corresponding threshold voltage , for continuous-
charge simulations [10], [14]. The threshold-voltage-lowering
, as a function of the effective channel length,
calculated using FSS, SSS, and PSO, is compared in Fig. 8
for the set of devices from the previous figure. In general, FSS
predicts less threshold-voltage-lowering compared to SSS and
PSO. The discrepancy increases at shorter channel lengths but
remains within the 15% margin.
The above results lead to the conclusion that PSO can be
used confidently to estimate both the lowering and fluctuations
induced in the threshold voltage by random dopants in properly
scaled MOSFET’s. Conventional continuous charge simulators
are recommended to optimize the initial device and suppress
the short-channel effects in order to ensure applicability of the
PSO.
Fig. 10. Percentage drain current fluctuations as a function of the gate
voltage calculated at VD = 1 V for a 50 50 nm MOSFET with NA =
5 1018 cm 3, tox = 3 nm, and xj = 7 nm.
A phenomenon which cannot be studied using PSO, but for
which SSS or FSS is essential, is the asymmetry induced in
the MOSFET characteristics by the random dopants at high
drain voltage, pointed out in [10] but not studied in further
detail. Fig. 9 illustrates the origin of this effect, comparing
the electron concentrations at threshold voltage for a 50 50
nm MOSFET with 1 V applied first at one of the source/drain
contacts and then at the second one. The device structure is the
same as in the previous example. The corresponding values of
the threshold voltage are 0.67 V and 0.80 V,
respectively, giving rise to a difference in the threshold voltage
0.13 V. This is the worst case in a sample of 200
microscopically different MOSFET’s. The strong asymmetry
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Fig. 11. Percentage fluctuation in the drain current as a function of the
channel length, calculated using SSS and FSS at VG = (VT + 0:7) V and
VD = 1 V for a MOSFET with NA = 5 1018 cm 3, tox = 3 nm, and
xj = 7 nm.
is related to the grouping of the dopants closer to one of the
source/drain contacts. The average asymmetry for the whole
sample is 32 mV with standard deviation
25 mV.
As pointed out in Section II, the drift-diffusion approach
will underestimate the drain current in sub-0.1- m MOS-
FET’s, but SSS or FSS can be used to estimate the relative
fluctuations in the drain current at normal working conditions.
The percentage drain current fluctuations, for our example
50 50 nm MOSFET, are plotted in Fig. 10 as a function of
the gate voltage for drain voltage 1 V. The fluctuations
are more pronounced in the subthreshold region and near
threshold. They reduce for gate voltages above the threshold,
where the inversion layer charge more efficiently screens the
charge of the random dopants. The percentage fluctuation in
the drain current, calculated using SSS and FSS at (
0.7) V and 1 V is plotted in Fig. 11 as a function
of the channel length. As can be expected the results from
SSS and FSS agree well for the properly scaled MOSFET’s
with channel length above 70 nm but some discrepancy is
already apparent at the 50 nm device. The discrepancies
however do not exceed 10% for the whole range of simulated
devices.
VI. CONCLUSIONS
The need to simulate an ensemble of atomically differ-
ent devices, instead of a single device with a continuous
charge density, is inescapable as MOSFET’s are scaled to
deep submicron dimensions. Such simulations are extremely
intensive in processor time and memory, requiring a 3-D
solution domain with fine grain discretization. Large samples
of microscopically different devices must be simulated for the
statistical evaluation of the means and standard deviations
of the MOSFET’s parameters, effectively transforming the
problem into a 4-D one.
To reduce the computational burden of the atomistic simula-
tion we have developed a hierarchical simulation strategy. At
high drain voltage the processor time and memory requirement
can be reduced by restricting the solution of the current-
continuity equation, during each Gummel cycle, to a slab
whose thickness is comparable to that of the channel-inversion
layer. At low drain voltage substantial savings can be made
by solving the nonlinear Poisson equation only once, and
calculating the current from the carrier concentration in the
channel by solving the current continuity equation in a drift-
only approximation.
The “Poisson solution only” method can be used with
confidence at low drain voltages for evaluating the fluctuations
and lowering induced by random dopants in the threshold
voltage of properly scaled MOSFET’s. Similarly, the slab self-
consistent solution can be used with confidence for evaluating
the threshold voltage asymmetry and the drain current fluctu-
ations in properly scaled devices. If, however, the behavior of
the device is dominated by DIBL effects, a full self-consistent
atomistic solution is required.
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